An ultra-compact virtual source FET model for deeply-scaled devices: Parameter extraction and validation for standard cell libraries and digital circuits by Mysore, Omar et al.
An Ultra-Compact Virtual Source FET Model for Deeply-Scaled
Devices: Parameter Extraction and Validation for Standard Cell
Libraries and Digital Circuits
Li Yu, Omar Mysore, Lan Wei, Luca Daniel, Dimitri Antoniadis, ∗Ibrahim Elfadel, Duane Boning
Massachusetts Institute of Technology,∗Masdar Institute of Science and Technology
Abstract— In this paper, we present the first val-
idation of the virtual source (VS) charge-based com-
pact model for standard cell libraries and large-scale
digital circuits. With only a modest number of phys-
ically meaningful parameters, the VS model accounts
for the main short-channel effects in nanometer tech-
nologies. Using a novel DC and transient parame-
ter extraction methodology, the model is verified with
simulated data from a well-characterized, industrial
40-nm bulk silicon model. The VS model is used to
fully characterize a standard cell library with timing
comparisons showing less than 2.7% error with respect
to the industrial design kit. Furthermore, a 1001-stage
inverter chain and a 32-bit ripple-carry adder are em-
ployed as test cases in a vendor CAD environment to
validate the use of the VS model for large-scale digital
circuit applications. Parametric Vdd sweeps show that
the VS model is also ready for usage in low-power
design methodologies. Finally, runtime comparisons
have shown that the use of the VS model results in a
speedup of about 7.6×.
I. Introduction
As technology scales down to the nanometer range, ac-
curacy requirements on digital cell timing rules are be-
coming more stringent while the complexity of the tran-
sistor models used to generate these rules is steadily in-
creasing. Existing BSIM [1], PSP [2] and PTM [3] mod-
els are being constantly augmented to account for the
emerging physical phenomena at the nanometer regime.
As a result, the management of transistor parameters in
CAD environments or during library cell characterization
for timing and power becomes a more complex undertak-
ing. The issue becomes even more acute in the context of
Monte Carlo simulations if we have to account for param-
eter variations of a large number of parameters. One way
to address these issues for digital design in the nanometer
regime is to make use of ultra-compact transistor models
specifically developed for short- and ultra-short-channel
devices. The Virtual Source (VS) model is one such ultra-
compact model [4][5][6].
The widely adopted threshold-voltage-based compact
models (such as BSIM [1] and PTM [3]) and the surface-
potential based compact models (such as PSP [2]), in-
clude as many as several hundred parameters related to
the manufacturing process, the geometry of the device,
and to achieve smoothing or transitions between different
equation regimes. On the other hand, the VS model re-
stricts itself to a simple physical description for channel
minority carrier charges at the virtual source by substi-
tuting the quasi-ballistic carrier transport concept for the
concept of drift-diffusion with velocity-saturation. In do-
ing so, it achieves excellent accuracy for the I-V and C-V
characteristics of the device throughout the domain of
operation required for digital timing and power analysis.
The number of parameters needed is considerably fewer
(11 for DC and 24 in total) than in conventional models.
It is worth noting that the ultra-compact model developed
in [7] is based on the alpha-power model of [8], which is
purely empirical and aims at maximizing the timing accu-
racy of an inverter. On the other hand, the VS model is
physics-based and achieves higher timing accuracy than
[7] with a similar number of parameters.
The major contributions of our work are as follows:
• A consistent parameter extraction methodology for the
static and dynamic parameters of the VS model.
• A robust Verilog-A implementation of a VS model cal-
ibrated to work in a 40nm digital design environment.
Aside from the use of the VS model no other changes are
needed in the CAD circuit simulation environment.
• An accurate timing validation of the VS model on stan-
dard library cells characterization with an average error
less than 1% with respect to the industrial models.
• A systematic timing, power, and waveform validation
of the VS model on two large-scale digital circuits in the
presence of a parametric Vdd sweep. Finally, it is worth
noting that as a result of the use of the VS ultra-compact
model, we have observed a 7.5× speedup with respect to
the industrial MOSFET models.
II. Review of the virtual source charge-based
compact model
A. Static VS Model
In the VS model, the drain current of a MOSFET nor-
malized by width (ID/W ) can be described using the fol-
lowing general equation:
ID/W = QixovxoFs (1)
valid for both the saturation and non-saturation regions.
The virtual source velocity, denoted as vxo , refers to
the velocity of carriers located in the MOSFET channel
at the top of the energy barrier near the source (virtual
source). The core concept in VS modeling is that in short-
channel devices vxo does not depend on Vds except for
drain-induced barrier lowering (DIBL) effects. This is to
be contrasted with a drift-diffusion transport model where
the velocity is directly proportional to low electrical field
E and is saturated when E is larger than the critical elec-
trical field. The VS model also uses the fact that although
ballistic velocity increases with Vgs, the virtual source ve-
locity vxo is almost constant at high Vgs [9].
The VS inversion charge density Qixo can be approxi-
mated by the empirical function [4][10]:
Qixo = Cinvnφt ln(1 + exp
V ′GS − (VT − αφtFf )
nφt
) (2)
where Cinv is the effective gate-to-channel capacitance per
unit area in strong inversion, φt is the thermal voltage
(kBT/q), V
′
GS represents the internal gate-source voltage
and n is the subthreshold coefficient. The function Ff in
(2) denotes a Fermi function that allows a smooth 0 to 1
transition, and α is introduced to adjust the VT shift for
which 3.5φt is a good approximation.
The function Fs in (1) serves to account for the contin-
uous transition from non-saturation to saturation and is
given by
Fs =
V ′ds/Vdsat
(1 + (V ′ds/Vdsat)β)1/β
(3)
where V ′ds accounts for the intrinsic drain-to source volt-
age after deducting the IR drop for both the source Rs
and drain Rd resistances using V
′
ds = Vds − ID(Rs +Rd).
β is an empirical parameter for the transition from low-
field non-saturation region to high-field saturation region
with a typical value of about 1.8 [4].
B. Dynamic VS Model
The transient behavior of the VS model is described
in [6], where the intrinsic channel charge is partitioned
into that of the source and drain terminals:
QS =
∫ Lg
0
(1− x/Lg)Q′i(x)]dx
QD =
∫ Lg
0
x
Lg
Q′i(x)dx
(4)
The channel charge areal density, Q′i(x), is calculated
according to [6], using a non-saturation (NVsat), satu-
ration (Vsat), or quasi-ballistic (QB) model. Since the
nominal transistor gate length in this work is 40 nm, we
Fig. 1. Schematic of a short-channel n-MOSFET showing the VS
model parasitic capacitances.
have used the quasi-ballistic version of the channel charge
model.
Under the assumption that the source and drain are
symmetric, we introduce four capacitances to model par-
asitic effects, as shown in Fig. 1. Cov is the overlap ca-
pacitance, Cof is the outer-fringing capacitance, Cif is the
inner-fringing capacitance and Cj is the junction capaci-
tance. In this work, Cov and Cof are considered voltage
independent while Cif and Cj are considered voltage de-
pendent.
III. Parameter Extraction and Model
Calibration
The VS model described in (1) through (4) is cali-
brated using data for transistors with different sizes. To
extract all of the parameters of the VS model, a full set
of I-V and C-V measurement data is needed. The param-
eter extraction flow is described in Section A, followed by
validation through analysis of I-V curves in Section B.
A. Parameter Extraction Flow
While previous work has identified the key VS model
parameters that need to be extracted from measurements
[4] [6], a systematic, consistent and optimized flow to ex-
tract the full I-V and C-V model parameters has been
lacking. One of the major contributions of this paper is
to describe, implement and test such a model extraction
flow. As shown in Fig. 2, our novel parameter extraction
method consists of the following steps.
1. First, the effective gate-to-channel Cinv is extracted
by subtracting the Cgs curves of two long channel de-
vices where the short-channel parasitic capacitances
are negligible. This step needs to be done before DC
parameter extraction since Cinv affects the distribu-
tion of charges Qixo .
2. Once Cinv is properly extracted, the I-V curve cali-
bration is achieved under a separate flow in both sub-
threshold and full regions. First, Vth0 is adjusted to
achieve consistency with respect to Qixo . Then the
Fig. 2. A novel optimization flow for I-V parameter extraction in
the VS model.
sub-threshold parameter set (S, δ) and full region pa-
rameter set (vxo, µ, etc.) are optimized separately us-
ing non-linear least-squares error minimization. The
solution is iterated until convergence. In most of our
tests, good convergence results have been achieved
within 5 iterations for transistors with various sizes.
3. The back bias coefficient is extracted from the IVbs
measurement as the last step in DC parameters ex-
traction procedure.
4. We then extract the parasitic capacitances (Cif and
Cof ) by fitting the Cgg − Vg curve, as shown in
Fig. 3(a). The equations employed to extract the
parasitics of the VS model are{
Cgg(Vg = 0) = 2W (Cif + Cof + Cov)
Cgg(Vg = Vdd) = W [(Cinv(L− Lov) + 2Cof + 2Cov)]
(5)
Table I lists the key parameters of the VS model and the
parasitic capacitances obtained from the parameter ex-
traction methodology as illustrated in Fig. 2. Note that
the VS model calculates the drain current normalized by
width, so that the extracted parameters are applicable for
all rectangular devices having the same channel length.
Good consistency and accuracy are achieved in devices
with various widths using a single parameter set extracted
by the aforementioned parameter extraction flow. This
scalability is illustrated in Fig. 3(b). Since the 40nm
Fig. 3. (a) Gate capacitance versus Vgs at Vds = 0V with the
equation used to extract parasitic capacitances. (b) Idsat versus
effective channel width
channel is close to the ballistic transport regime, a quasi-
ballistic (QB) model is employed to calculate the channel
charge areal density [6]. We note, however, that for this
technology, the non-saturation (NVsat) model achieves a
similar accuracy.
TABLE I
Key parameters for the VS model fitted to a 40nm
industrial design kit. Channel widths are 300nm and 600nm
for NFET and PFET, respectively.
Parameters NMOS PMOS Description
Lg(nm) 40 40 Channel length drawn
Lov(nm) 8 8 Total overlap channel length
on both sides
Cinv(µF/cm
2) 1.40 1.35 Effective gate-to-channel
capacitance per unit area
S(mV/dec) 89 98 Subthreshold swing
DIBL(mV/V ) 93 159 Drain-induced barrier lowering
vxo(cm/s) 1.39e7 0.855e6 Virtual source velocity
µ(cm2/V · s) 248 146 Low-field mobility
Rs(ohm −
µm)
60 80 Series resistance per side
γ 0.34 0.39 Body effect coefficient
m∗ 0.2me 0.2me Carrier effective mass
B. I-V Curve Analysis
Once all the parameters are extracted, the VS model is
validated by comparing its I-V curve with that of a BSIM4
model from a 40nm bulk industrial design kit, as shown
in Fig. 4. We see good agreement in both sub-threshold
and above threshold regions for both NFETs and PFETs.
The accuracy of the VS model fitting is comparable to
other popular industrial models [2][3] and much better
than other ultra-compact models [7] with similar com-
plexity as the VS model. Previous work has demonstrated
that the VS model has indeed good DC agreement with
real measurement data fabricated in various nodes (32-
nm, 45-nm, 65-nm) and processes (poly-SiON gate, high-
k metal-gate) from various foundries (IBM, Intel) [4][6].
Fig. 4. VS model fitting with data from a 40nm BSIM4 industrial
design kit. The channel width is 300nm for NFET, 600nm for
PFET.
However, systematic validation of the VS model for timing
and power verification of digital circuits has been missing
so far in the literature; the results of this paper are the
first such validation. Once the device I-V and C-V curves
are calibrated, we can proceed to timing or power compar-
ison for standard library cells and other large-scale digital
circuits. This is illustrated in the next two sections.
IV. Standard Cell Characterization Using
Calibrated VS Model
To validate the accuracy of the VS model as calibrated
in the previous section, we implement it using Verilog-
A under the Cadence Virtuoso Design Environment. We
then use it to characterize the SPICE-level circuits of a
set of generic library standard cells from an industrial
design kit in 40-nm bulk CMOS technology. The first
circuit we consider is an inverter undergoing trapezoidal
input transitions. This basic example is used to illustrate
several important features of our calibrated VS model. It
is well known that the charging and discharging activities
during input gate transitions require precise balancing of
both static and dynamic behavior of the NFET and PFET
transistors. The output voltage waveforms using the VS
model in comparison with the industry-standard BSIM4
model are depicted in Fig. 5. The conducted tests are
similar to those used in static timing cell characterization
Fig. 5. Transient response waveform for an inverter chain with
various input slews and fanouts.
as they have sweeps with respect to both output loads
and input slews. In the first sweep test, the input slew is
fixed at 10ps and the load (fanout) is 1, 2 and 4, while
in the second test, the load (fanout) is fixed at 3 and the
input slew rate is 10ps, 20ps, and 40ps. The average delay
error between the VS model and the “golden” or baseline
BSIM4 model is 0.88% and the 10%− 90% rising/falling
time error is 0.92%/1.11%. This is a good indication of
the accuracy of the transient calibration of the proposed
VS model.
TABLE II
Delay (in ps)comparison between VS and BSIM4 for various
gates with input slew of 10ps and a fanout of 3.
VS BSIM 4 Error
Dl−h Dh−l Dl−h Dh−l El−h Eh−l
INV 5.75 5.59 5.71 5.62 0.7% 0.5%
NAND21 6.3 9.86 6.3 10.2 0.1% 2.6%
NAND22 6.97 11.5 6.97 11.3 0.1% 2.3%
NAND31 7.4 16.2 7.4 16.5 0.1% 1.9%
NAND32 7.25 16.2 7.23 15.9 2.7% 2%
NAND33 7 15.1 6.97 14.8 0.4% 2.5%
NOR21 9.92 6.4 10.1 6.4 1.6% 0.1%
NOR22 8.84 6.12 8.93 6.08 0.9% 0.6%
NOR31 15.3 6.96 15.58 6.96 1.9% 0.1%
NOR32 14.8 6.81 15.01 6.8 1.4% 0.1%
NOR33 13.0 6.49 13.07 6.44 0.4% 0.7%
In Tables II and III we summarize the computed de-
lays and rise/fall times for 2- and 3-input symmetrical
NAND/NOR gates. The input slew is 10ps and the out-
put load is a fanout of 3. The average and the maximum
relative error, VS vs. BSIM4, for all gates under test are
1.5% and 2.6%, respectively. This compares favorably
with [7] where that ultra-compact model achieves only
6% (delay) and 11% (slew) accuracy on a similar set of
tests.
TABLE III
Slew comparison between VS and BSIM4 for various gates
with input slew of 10ps and a fanout of 3.
(ps) VS BSIM 4 Error
rise fall rise fall Er Ef
INV 9.13 8.84 9.03 8.67 1.1% 2.0%
NAND21 10.3 17.7 10.5 18.1 1.7% 2.2%
NAND22 11.4 18 11.2 17.6 1.6% 2.2%
NAND31 12.3 27.8 12.2 27.1 0.9% 2.5%
NAND32 12.1 27.8 11.9 27.1 1.6% 2.5%
NAND33 11.8 27.8 11.6 27.1 1.9% 2.5%
NOR21 16.0 9.94 15.7 9.82 1.0% 1.2%
NOR22 16 9.37 15.9 9.25 0.7% 1.3%
NOR31 25.0 11.22 24.9 11.2 0.7% 0.2%
NOR32 25.0 10.51 24.8 10.38 0.8% 1.2%
NOR33 24.9 10.07 24.6 9.9 1.3% 1.7%
V. VS Model Validation for Digital Circuits
To further verify the calibrated VS model, a 32-bit
ripple-carry adder is designed in the targeted technology
(40-nm CMOS) and the transient waveform of the critical
path compared using VS and BSIM4 models. The sim-
ulation environment and the SPICE convergence setting
using both models are exactly the same; this is impor-
tant to demonstrate that no major work is required to
adapt the circuit simulation environment to the presence
of the new transistor model. The test circuit includes 0.9k
transistors in total belonging to various library cell types
(INV, NAND, NOR and XOR). We select the worst-case
delay for a 32-bit add operation. This requires setting
input A at 100...00 and input B at 111...11. The input
carry on signal of the very first bit Cin0 has a 0→ 1 tran-
sition and then a 1 → 0 transition, and the output carry
on signal of the very last bit will reflect the critical path
delay. To show the robustness of the VS model for low-
power design, the supply voltage Vdd is swept from 0.6V
to 0.9V . The transient signal Cin0 and Cout32 at differ-
ent Vdd from both VS and BSIM4 model are shown in
Fig. 6, which demonstrates that the output signals of the
two models have excellent matching. The average delay
mismatch under all Vdd conditions is about 0.3%.
The second digital circuit we consider is a 1001-stage
inverter chain designed in the same technology. This test
circuit includes 2k transistors in total and the delays un-
der different Vdd from 0.6V to 0.9V are compared between
the VS and BSIM4 models. The average delay mismatch
under all Vdd is about 0.25%. In both digital circuit cases,
the delay mismatch for VS vs. BSIM4 model is smaller
Fig. 6. Critical path transient waveform for a 32-bit ripple-carry
adder with Vdd from 0.65V to 0.9V .
Fig. 7. Transient power consumption for a 32-bit ripple-adder
with Vdd=0.9V.
than the mismatch observed in library cell delays. This is
because the rise/fall mismatches tend to cancel each other
in the inverter chain case.
TABLE IV
Transient simulation speed comparison between VS model
and BSIMSOI model[11]
Model VS run
time
BSIMSOI
run time
VS speed
up
1001-stage inverter chain 621s 3470s 5.6×
32-bit ripple-carry adder 111s 1060s 9.6×
Power consumptions of the critical path transitions in
the aforementioned test cases are also compared. Tran-
sient power consumed by the 32-bit ripple-adder under
Vdd = 0.9V is shown in Fig. 7, which demonstrates good
agreement between the VS and BSIM4 models. The aver-
age power consumption mismatch under all Vdd’s is 1.3%
for the 32-bit adder and 1.8% for the 1001-stage inverter
chain. Finally, the power-delay curves for both cases un-
der different Vdd are shown in Fig. 8
Fig. 8. Energy delay curve for (a) a 32-bit ripple-adder and (b)
1001 stages inverter chain under Vdd from 0.65 to 0.9V .
The runtime speedup of the VS model is further com-
pared with an open source BSIM SOI compact model
implemented in Verilog-A [11], which has a model com-
plexity similar to BSIM4. The main reason for using the
BSIM SOI for runtime comparison is because the indus-
trial BSIM4 has been implemented in C, which is more
computationally efficient than Verilog-A. The transient
simulation runtime comparison in the two aforementioned
test circuits are shown in Table IV. An average speed up
of 7.6× is achieved which is in line with the order of mag-
nitude reduction in the number of VS parameters. The
simulation environment, the SPICE convergence setting
and maximum iteration setting for both models are ex-
actly the same for fair comparison. Also, in both models,
the transition time and the delay time of the library cells
are tuned to be similar to ensure a comparable computing
effort in both cases. Since the simplicity of device mod-
els is key to a statistical design flow [12], the 7.6× speed
up achieved by VS model points to its great potential for
highly-efficient variation-aware statistical analysis.
VI. Conclusion
In this paper, an ultra-compact virtual source (VS)
transport model which includes the main short-channel
effects in nanometer MOS transistors has been developed
and validated. The model has been coded in Verilog-A,
implemented in a vendor CAD environment, and com-
pared with that of a 40-nm industrial design kit. Ac-
cording to our SPICE-level simulation results, the model
tracks, to within 2.7%, a much more complex reference
model having an order of magnitude more parameters
than the VS model. The VS model has also been used
to characterize the timing of a standard cell library with
excellent matching to that of the industrial design kit.
Simulations of two large-scale digital circuits demonstrate
that the VS model has been enabled to support SPICE-
level timing and power analysis at an industrial degree
of accuracy while having an order of magnitude fewer pa-
rameters than the BSIM4 industry standard. Further sim-
ulations have shown that the use of the VS model results
in a runtime speedup of about 7.5×. In summary, this
paper provides a solid validation for using the VS model
in transistor-level digital circuit design and verification in
a deeply scaled technology node. Its usage has been val-
idated for both high-performance and low-power design
methodologies.
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